UnbalancedCat/simple-risc-v32i-cpu
Archived
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
This repository has been archived on 2025-06-06. You can view files and clone it. You cannot open issues or pull requests or push a commit.
1 Commit 1 Branch 0 Tags
master
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
UnbalancedCat a657a360bf Initial
2023-02-28 09:10:42 +08:00
cpu_rv32i.srcs
Initial
2023-02-28 09:10:42 +08:00
doc
Initial
2023-02-28 09:10:42 +08:00
.gitignore
Initial
2023-02-28 09:10:42 +08:00
cpu_rv32i.xpr
Initial
2023-02-28 09:10:42 +08:00
cpu_tb_behav.wcfg
Initial
2023-02-28 09:10:42 +08:00
README.md
Initial
2023-02-28 09:10:42 +08:00

README.md

The file is empty.
Reference in New Issue View Git Blame Copy Permalink
Description
计算机组成原理课程设计
Readme 9.1 MiB
Languages
Verilog 68.6%
Tcl 30.7%
C 0.7%