FPGALab/ddr3_general_design
7
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
9 Commits 1 Branch 0 Tags
630b6e313a5dac6309277611c768866080713b54
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
UnbalancedCat 630b6e313a sync
2025-03-20 22:45:37 +08:00
ddr_general_design.srcs/sources_1
sync
2025-03-20 22:45:37 +08:00
others
sync
2025-03-19 17:32:18 +08:00
.gitignore
fix gitignore
2025-03-18 12:13:58 +08:00
ddr_general_design.xpr
sync
2025-03-20 22:45:37 +08:00
Description
基于 ax7325t 的通用 axi 转 fifo 的 mig ddr3 控制接口项目模板
59 MiB
Languages
Verilog 100%