FPGALab/ddr3_general_design
7
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

something remain

Browse Source
This commit is contained in:
包焕垲
2025-01-13 23:16:02 +08:00
parent 5436d507e7
commit 43f2f61570
1 changed files with 3 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
ddr3_general_design.xpr
View File

@@ -73,15 +73,16 @@
<Attr Name="UsedIn" Val="simulation"/>
</FileInfo>
</File>
<File Path="$PSRCDIR/sources_1/new/ddr3_rw_out_ctrl.v">
<File Path="$PSRCDIR/sources_1/new/ddr3_top.v">
<FileInfo>
<Attr Name="UsedIn" Val="synthesis"/>
<Attr Name="UsedIn" Val="implementation"/>
<Attr Name="UsedIn" Val="simulation"/>
</FileInfo>
</File>
<File Path="$PSRCDIR/sources_1/new/ddr3_top.v">
<File Path="$PSRCDIR/sources_1/new/ddr3_rw_out_ctrl.v">
<FileInfo>
<Attr Name="AutoDisabled" Val="1"/>
<Attr Name="UsedIn" Val="synthesis"/>
<Attr Name="UsedIn" Val="implementation"/>
<Attr Name="UsedIn" Val="simulation"/>