Logo
Explore Help
Sign In
UnbalancedCat/risc-v_cpu_core
1
0
Fork 0
You've already forked risc-v_cpu_core
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
2 Commits 1 Branch 0 Tags
main
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
UnbalancedCat a0bf7f174f fix bug & update xret
2025-05-23 20:10:03 +08:00
rv_cpu.srcs/sources_1/new
fix bug & update xret
2025-05-23 20:10:03 +08:00
.gitignore
init repo: update to RV32IMA (M mode)
2025-05-23 00:15:19 +08:00
rv_cpu.xpr
init repo: update to RV32IMA (M mode)
2025-05-23 00:15:19 +08:00
Description
RV32IMA
72 KiB
Languages
Verilog 100%
Powered by Gitea Version: 1.25.4 Page: 61ms Template: 4ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API