6 lines
87 B
Verilog
6 lines
87 B
Verilog
module top (
|
|
input wire i_x,
|
|
output wire o_y
|
|
);
|
|
assign o_y = i_x;
|
|
endmodule |