FPGALab/ddr3_general_design
7
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
e72b563b6e8825d384af90365010e92bb0b8c3b1
ddr3_general_design/ddr_general_design.srcs/sources_1/new
History
UnbalancedCat e72b563b6e v1.0
2025-03-24 11:35:28 +08:00
..
old
sync
2025-03-20 22:45:37 +08:00
axi_ddr_top.v
v1.0
2025-03-24 11:35:28 +08:00
axi_fifo_ctrl.v
v1.0
2025-03-24 11:35:28 +08:00
axi_m_rd.v
sync
2025-03-20 22:45:37 +08:00
axi_m_wr.v
sync
2025-03-20 22:45:37 +08:00
dimm_8G.ucf
add axi
2025-03-18 12:11:59 +08:00
pcie_ddr_top.v
v1.0
2025-03-24 11:35:28 +08:00