FPGALab/ddr3_general_design
7
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
cf3f100d539df6844289aa4a65b58eedc0868a8f
ddr3_general_design/ddr_general_design.srcs/sources_1/new
History
UnbalancedCat cf3f100d53 redo axi construction
2025-03-18 16:56:47 +08:00
..
ddr_axi_rd.v
redo axi construction
2025-03-18 16:56:47 +08:00
ddr_axi_wr.v
redo axi construction
2025-03-18 16:56:47 +08:00
ddr_ctrl.v
redo axi construction
2025-03-18 16:56:47 +08:00
dimm_8G.ucf
add axi
2025-03-18 12:11:59 +08:00