FPGALab/ddr3_general_design
7
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
630b6e313a5dac6309277611c768866080713b54
ddr3_general_design/ddr_general_design.srcs/sources_1/new
History
UnbalancedCat 630b6e313a sync
2025-03-20 22:45:37 +08:00
..
old
sync
2025-03-20 22:45:37 +08:00
axi_ddr_top.v
sync
2025-03-20 22:45:37 +08:00
axi_fifo_ctrl.v
sync
2025-03-20 22:45:37 +08:00
axi_m_rd.v
sync
2025-03-20 22:45:37 +08:00
axi_m_wr.v
sync
2025-03-20 22:45:37 +08:00
dimm_8G.ucf
add axi
2025-03-18 12:11:59 +08:00