FPGALab/ddr3_general_design
7
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

v2.1 - add conditional compilation

Browse Source
This commit is contained in:
包焕垲
2025-04-27 19:47:27 +08:00
parent 66ef804e17
commit 8575c92807
2 changed files with 227 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
ddr3_general_design.xpr
View File

@@ -118,7 +118,6 @@
<FileSet Name="ddr3_ctrl" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ddr3_ctrl">
<File Path="$PSRCDIR/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci">
<FileInfo>
<Attr Name="AutoDisabled" Val="1"/>
<Attr Name="UsedIn" Val="synthesis"/>
<Attr Name="UsedIn" Val="implementation"/>
<Attr Name="UsedIn" Val="simulation"/>