Logo
Explore Help
Sign In
UnbalancedCat/neulacpu
1
0
Fork 0
You've already forked neulacpu
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
df11c3a4ab7bce688737e2e71aaff45d5748f0b4
neulacpu/lacpu/rtl
History
UnbalancedCat df11c3a4ab [Modified] fix axi, pass func & pref test, but down to 85MHz
2023-08-01 14:30:11 +08:00
..
axi_wrap
[Modified] Switch soc_top&board to axi&xc7a200t
2023-07-20 21:40:21 +08:00
CONFREG
[Modified] Switch soc_top&board to axi&xc7a200t
2023-07-20 21:40:21 +08:00
mycpu
[Modified] fix axi, pass func & pref test, but down to 85MHz
2023-08-01 14:30:11 +08:00
ram_wrap
[Modified] Switch soc_top&board to axi&xc7a200t
2023-07-20 21:40:21 +08:00
xilinx_ip
[Modified] fix axi, pass func & pref test, but down to 85MHz
2023-08-01 14:30:11 +08:00
soc_lite_top.v
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00
soc_lite_top.v.axi_bak
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00
soc_lite_top.v.bram_bak
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00
Powered by Gitea Version: 1.25.4 Page: 41ms Template: 2ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API