This website requires JavaScript.
Explore
Help
Sign In
UnbalancedCat
/
neulacpu
Watch
1
Star
0
Fork
0
You've already forked neulacpu
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
82f8712de1401423b84b3ce4f84d22194d64b2f5
neulacpu
/
lacpu
/
rtl
History
UnbalancedCat
a755aae99e
[Modified] Switch soc_top&board to axi&xc7a200t
2023-07-20 21:40:21 +08:00
..
axi_wrap
[Modified] Switch soc_top&board to axi&xc7a200t
2023-07-20 21:40:21 +08:00
CONFREG
[Modified] Switch soc_top&board to axi&xc7a200t
2023-07-20 21:40:21 +08:00
mycpu
[Modified] Switch soc_top&board to axi&xc7a200t
2023-07-20 21:40:21 +08:00
ram_wrap
[Modified] Switch soc_top&board to axi&xc7a200t
2023-07-20 21:40:21 +08:00
xilinx_ip
[Modified] Switch soc_top&board to axi&xc7a200t
2023-07-20 21:40:21 +08:00
soc_lite_top.v
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00
soc_lite_top.v.axi_bak
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00
soc_lite_top.v.bram_bak
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00