UnbalancedCat/neulacpu
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
72c2b73dedb6a1440f913022089e85ae10296e05
neulacpu/lacpu/rtl/cpu
History
UnbalancedCat 1b4c6eee10 [Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00
..
alu.v
[Modified] Fix bugs & 29 Functional Test Point PASS
2023-06-26 15:11:31 +08:00
axi_ctrl.v
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00
bru.v
[Modified] Fix bugs & 46 Functional Test Point PASS
2023-06-26 20:30:39 +08:00
cache_data.v
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00
cache_tag.v
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00
csr.hv
[Modifided] fix bugs & 56 Functional Test Point PASS
2023-07-02 15:49:42 +08:00
csr.v
[Modifided] fix bugs & 56 Functional Test Point PASS
2023-07-02 15:49:42 +08:00
dcache.v
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00
div.v
[Modified] Rewrite pipeline structure & finish exp11 test
2023-06-22 19:36:05 +08:00
exe_stage.v
[Modifided] fix bugs & 56 Functional Test Point PASS
2023-07-02 15:49:42 +08:00
icache.v
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00
id_stage.v
[Modifided] fix bugs & 56 Functional Test Point PASS
2023-07-02 15:49:42 +08:00
if_stage.v
[Modifided] fix bugs & 56 Functional Test Point PASS
2023-07-02 15:49:42 +08:00
inst_decoder.v
[Modifided] fix bugs & 56 Functional Test Point PASS
2023-07-02 15:49:42 +08:00
lsu.v
[Modifided] fix bugs & 56 Functional Test Point PASS
2023-07-02 15:49:42 +08:00
mem_stage.v
[Modifided] fix bugs & 56 Functional Test Point PASS
2023-07-02 15:49:42 +08:00
mmu.v
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00
mul_div_lock.v
[Modified] Rewrite pipeline structure & finish exp11 test
2023-06-22 19:36:05 +08:00
mul_div_top.v
[Modified] Fix bugs & 36 Functional Test Point PASS
2023-06-26 17:14:26 +08:00
mul.v
[Modified] Rewrite pipeline structure & finish exp11 test
2023-06-22 19:36:05 +08:00
mycpu_core.v
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00
mycpu_top.v
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00
pip_ctrl.v
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00
regfile.v
[Modified] Fix bugs & 29 Functional Test Point PASS
2023-06-26 15:11:31 +08:00
tlb.v
add the tlb.v
2023-07-18 20:21:52 +08:00
tools.v
[Modified] Fix bugs & 29 Functional Test Point PASS
2023-06-26 15:11:31 +08:00
uncache.v
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00
wb_stage.v
[Add] add icache dcache axi & pass test n46(before syscall)
2023-07-20 17:19:04 +08:00