Logo
Explore Help
Sign In
UnbalancedCat/neulacpu
1
0
Fork 0
You've already forked neulacpu
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
3e9b7e2b2927e9142da129ea27fdbfc8235c219d
neulacpu/lacpu/rtl/xilinx_ip
History
UnbalancedCat d3af55af89 [Modified] Fix (铸币←me) bug & up to 60MHz
2023-07-23 01:10:46 +08:00
..
axi_crossbar_1x2
[Modified] Switch soc_top&board to axi&xc7a200t
2023-07-20 21:40:21 +08:00
axi_ram
[Modified] Debug & board test with cache & pass n58 with 40 MHz
2023-07-22 14:56:53 +08:00
clk_pll
[Modified] Fix (铸币←me) bug & up to 60MHz
2023-07-23 01:10:46 +08:00
data_sram_bank
[Modified] Debug & board test with cache & pass n58 with 40 MHz
2023-07-22 14:56:53 +08:00
Powered by Gitea Version: 1.25.4 Page: 66ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API