UnbalancedCat 0352651836 [Modified] fix bug & pass pref test on board

2023-07-24 02:46:27 +08:00

..

axi_wrap

[Modified] Switch soc_top&board to axi&xc7a200t

2023-07-20 21:40:21 +08:00

CONFREG

[Modified] Switch soc_top&board to axi&xc7a200t

2023-07-20 21:40:21 +08:00

mycpu

[Modified] fix bug & pass pref test on board

2023-07-24 02:46:27 +08:00

ram_wrap

[Modified] Switch soc_top&board to axi&xc7a200t

2023-07-20 21:40:21 +08:00

xilinx_ip

[Modified] Fix (铸币←me) bug & up to 60MHz

2023-07-23 01:10:46 +08:00

soc_lite_top.v

[Add] add icache dcache axi & pass test n46(before syscall)

2023-07-20 17:19:04 +08:00

soc_lite_top.v.axi_bak

[Add] add icache dcache axi & pass test n46(before syscall)

2023-07-20 17:19:04 +08:00

soc_lite_top.v.bram_bak

[Add] add icache dcache axi & pass test n46(before syscall)

2023-07-20 17:19:04 +08:00