FPGALab/ddr3_general_design
7
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
8 Commits 1 Branch 0 Tags
98a79e8c788f9e61ac1cf8d0400a55356fb229e1
Commit Graph

2 Commits

Author SHA1 Message Date
UnbalancedCat
cf3f100d53 redo axi construction 2025-03-18 16:56:47 +08:00
UnbalancedCat
5436d507e7 most logic done (out has some issue, may has plenty of bugs) 2025-01-13 23:15:13 +08:00